

**Faulk, Devona E**

---

**From:** Lee, Thomas  
**Sent:** Tuesday, February 22, 2005 5:49 PM  
**To:** Faulk, Devona E  
**Subject:** RE: 09/657833

713/500 is a good area. When you allow the case, please, cross into 713/500+. Thanks.

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Wednesday, February 16, 2005 10:37 AM  
**To:** Lee, Thomas; Sheikh, Ayaz  
**Subject:** FW: 09/657833

Hi,

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

I have gotten searches from classes 375,327 and 330 and someone suggested I check with 713. What other areas, if any, in your class would you suggest I search?

Appreciate the help.

*Devona E. Faulk  
Patent Examiner  
AU 2644  
CPK2-8D47  
(703) 305-4359*

## Faulk, Devona E

---

**From:** Chin, Stephen  
**Sent:** Sunday, February 06, 2005 2:12 PM  
**To:** Faulk, Devona E  
**Subject:** RE: 09/657833

Since the claim is directed to synchronization. Class 375/354 should be included

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 9:56 AM  
**To:** Chin, Stephen; Ghayour, Mohammed  
**Subject:** FW: 09/657833

Hi,

Hi,

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

A primary in my AU suggested I speak to someone in 341, and 330. Someone from 341 suggested I seek help from you in 375.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas would you suggest I search?

Appreciate the help.

*Devona E. Faulk*  
*Patent Examiner*  
*AU 2644*  
*CPK2-8D47*  
*(703) 305-4359*

## Faulk, Devona E

---

**From:** Mottola, Steven  
**Sent:** Thursday, February 03, 2005 12:59 PM  
**To:** Faulk, Devona E  
**Subject:** RE: 09/657833

Try 381/94.1+ and maybe 363/41 and 330/149.

-----Original Message-----

**From:** Pascal, Bob  
**Sent:** Thursday, February 03, 2005 10:28 AM  
**To:** Mottola, Steven  
**Cc:** Faulk, Devona E  
**Subject:** FW: 09/657833

Steve: Any ideas?

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 9:39 AM  
**To:** Pascal, Bob; Tokar, Michael; Horabik, Michael  
**Subject:** 09/657833

Hi,

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

A primary in my AU suggested I speak to someone in 341, and 330.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas would you suggest I search?

Appreciate the help.

*Devona E. Faulk*  
*Patent Examiner*  
*AU 2644*  
*CPK2-8D47*  
*(703) 303-4359*

## Faulk, Devona E

---

**From:** Wells, Kenneth  
**Sent:** Thursday, February 03, 2005 11:57 AM  
**To:** Faulk, Devona E  
**Subject:** RE: 09/657833

Devona,

My advice would be to check in 327/144-153 (these subs involve synchronizing plural clocks with respect to each other)

Ken

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 11:50 AM  
**To:** Callahan, Timothy; Ton, My Trang; Wells, Kenneth; Nguyen, Linh My (AU 2816); Nguyen, Long (AU2816); Englund, Terry; Zweizig, Jeffrey  
**Subject:** FW: 09/657833

Hi,

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas, if any, in your class would you suggest I search?

Appreciate the help.

*Devona E. Faulk  
Patent Examiner  
AU 2644  
CPK2-8D47  
(703) 305-4359*

**Faulk, Devona E**

---

**From:** Cho, James  
**Sent:** Thursday, February 03, 2005 10:44 AM  
**To:** Faulk, Devona E  
**Subject:** RE: 09/657833

**class 327**

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 10:42 AM  
**To:** Cho, James  
**Subject:** RE: 09/657833

What class is misc. synchronization?

*Devona E. Faulk*  
*Patent Examiner*  
*AU 2644*  
*CPK2-8D47*  
*(703) 305-4359*

-----Original Message-----

**From:** Cho, James  
**Sent:** Thursday, February 03, 2005 10:41 AM  
**To:** Faulk, Devona E; Chang, Daniel; Le, Don; Tran, Anh O.; Tan, Vibol  
**Subject:** RE: 09/657833

**I doubt there is a search in class 326 since the subclass 93 requires individual logic stages or gates. You may want to talk to people in class for misc. synchronization.**

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 10:29 AM  
**To:** Chang, Daniel; Cho, James; Le, Don; Tran, Anh O.; Tan, Vibol  
**Subject:** FW: 09/657833

Hi,

Hi, Michael Tokar suggested I contact you regarding a case I am working on.

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas would you suggest I search?



Appreciate the help.

*Devona E. Faulk*  
*Patent Examiner*  
*AU 2644*  
*CPK2-8D47*  
*(703) 305-4359*

**Faulk, Devona E**

---

**From:** Cho, James  
**Sent:** Thursday, February 03, 2005 10:41 AM  
**To:** Faulk, Devona E; Chang, Daniel; Le, Don; Tran, Anh O.; Tan, Vibol  
**Subject:** RE: 09/657833

I doubt there is a search in class 326 since the subclass 93 requires individual logic stages or gates. You may want to talk to people in class for misc. synchronization.

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 10:29 AM  
**To:** Chang, Daniel; Cho, James; Le, Don; Tran, Anh O.; Tan, Vibol  
**Subject:** FW: 09/657833

Hi,

Hi, Michael Tokar suggested I contact you regarding a case I am working on.

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas would you suggest I search?

Appreciate the help.

*Devona E. Faulk  
Patent Examiner  
AU 2644  
CPK2-8D47  
(703) 305-4359*

## **Faulk, Devona E**

---

**From:** Tokar, Michael  
**Sent:** Thursday, February 03, 2005 10:10 AM  
**To:** Faulk, Devona E  
**Subject:** RE: 09/657833

Devona

Please contact Daniel Chang, James Cho, Don Le, Anh Tran, or Vibol Tan. These examiners work in Class 326, Digital Circuits.

Mike Tokar  
SPE, Art Unit 2819  
571-272-1812

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 9:39 AM  
**To:** Pascal, Bob; Tokar, Michael; Horabik, Michael  
**Subject:** 09/657833

Hi,

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

A primary in my AU suggested I speak to someone in 341, and 330.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas would you suggest I search?

Appreciate the help.

*Devona E. Faulk  
Patent Examiner  
AU 2644  
CPK2-8D47  
(703) 305-4359*



## Faulk, Devona E

---

**From:** Le, Don  
**Sent:** Thursday, February 03, 2005 10:38 AM  
**To:** Faulk, Devona E  
**Subject:** RE: 09/657833

try clas 330, oscillator, nothing in clas 326.

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 10:29 AM  
**To:** Chang, Daniel; Cho, James; Le, Don; Tran, Anh O.; Tan, Vibol  
**Subject:** FW: 09/657833

Hi,

Hi, Michael Tokar suggested I contact you regarding a case I am working on.

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas would you suggest I search?

Appreciate the help.

*Devona E. Faulk*  
*Patent Examiner*  
*AU 2644*  
*CPK2-8D47*  
*(703) 305-4359*

**Faulk, Devona E**

---

**From:** Pascal, Bob  
**Sent:** Thursday, February 03, 2005 10:28 AM  
**To:** Mottola, Steven  
**Cc:** Faulk, Devona E  
**Subject:** FW: 09/657833

Steve: Any ideas?

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 9:39 AM  
**To:** Pascal, Bob; Tokar, Michael; Horabik, Michael  
**Subject:** 09/657833

Hi,

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

A primary in my AU suggested I speak to someone in 341, and 330.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas would you suggest I search?

Appreciate the help.

*Devona E. Faulk*  
*Patent Examiner*  
*AU 2644*  
*CPK2-8D47*  
*(703) 305-4359*

## Faulk, Devona E

---

**From:** Tokar, Michael  
**Sent:** Thursday, February 03, 2005 10:10 AM  
**To:** Faulk, Devona E  
**Subject:** RE: 09/657833

Devona

Please contact Daniel Chang, James Cho, Don Le, Anh Tran, or Vibol Tan. These examiners work in Class 326, Digital Circuits.

Mike Tokar  
SPE, Art Unit 2819  
571-272-1812

-----Original Message-----

**From:** Faulk, Devona E  
**Sent:** Thursday, February 03, 2005 9:39 AM  
**To:** Pascal, Bob; Tokar, Michael; Horabik, Michael  
**Subject:** 09/657833

Hi,

I am in AU 2644 and I have a case that requires me to do some searching outside of our class.

The case is a system for synchronizing the clock frequencies of power processing devices and DSP devices in an electronic system in order to prevent noise or audible tones from being generated due to difference or sum of clock frequencies or clock synchronization

What the applicant is claiming specifically is

a DSP; a clock within the DSP; a pulse width modulated power supply connected to the clock in the DSP; a pulse width modulated amplifier connected to the clock in the DSP; both using the clock within the DSP for their operational clock frequencies.

A primary in my AU suggested I speak to someone in 341, and 330.

The areas I have searched on my own are 381/111; 330/10,207A; 375/238; 332/106

What other areas would you suggest I search?

Appreciate the help.

*Devona E. Faulk*  
*Patent Examiner*  
*AU 2644*  
*CPK2-8D47*  
*(703) 305-4359*